A High-Throughput and Compact Hardware Implementation for the Reconstruction Loop in HEVC Intra Encoding
نویسندگان
چکیده
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملDecoder Hardware Architecture for HEVC
This chapter provides an overview of the design challenges faced in the implementation of hardware HEVC decoders. These challenges can be attributed to the larger and diverse coding block sizes and transform sizes, the larger interpolation filter for motion compensation, the increased number of steps in intra prediction and the introduction of a new in-loop filter. Several solutions to address ...
متن کاملFast Intra Mode Decision for Depth Map coding in 3D-HEVC Standard
three dimensional- high efficiency video coding (3D-HEVC) is the expanded version of the latest video compression standard, namely high efficiency video coding (HEVC), which is used to compress 3D videos. 3D videos include texture video and depth map. Since the statistical characteristics of depth maps are different from those of texture videos, new tools have been added to the HEVC standard fo...
متن کاملResearch on Architecture Design for Ultra High Definition Video Encoding
I-Abstract Ultra high definition (UHD) video includes 4K (3840×2160) and 8K (7680×4320, also known as super Hi-vision) formats. By delivering 4 and 16 times of pixels per frame compared to today's high definition (1920x1080), UHD videos offers remarkably enhanced visual experience and provides rich cues for stereoscopic feeling such as visual field angle, linear perspective, and texture gradien...
متن کاملHardware in Loop of a Generalized Predictive Controller for a Micro Grid DC System of Renewable Energy Sources
In this paper, a hardware in the loop simulation (HIL) is presented. This application is purposed as the first step before a real implementation of a Generalized Predictive Control (GPC) on a micro-grid system located at the Military University Campus in Cajica, Colombia. The designed GPC, looks for keep the battery bank State of Charge (SOC) over the 70% and under the 90%, what ensures the bes...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Transactions
دوره 100-C شماره
صفحات -
تاریخ انتشار 2017